In the Claims

Please amend the claims as follows:

1. (Currently Amended) A method of data transfer between a source port and a destination port of a transfer controller with plural ports, said method comprising the steps of:

in response to a data transfer request, querying said destination port to determine if said destination port is capable of receiving data of a predetermined size;

if said destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said data transfer request and not transferring data to said destination port until said destination port is capable of receiving data, and

if said destination port is capable of receiving data of said predetermined size, reading data of said predetermined size from said source port and transferring said read data to said destination port.

2. (Currently Amended) The method of claim 1, wherein each port includes at least one write reservation station, said method wherein:

said step of querying said destination port includes:

determining whether any write reservation station of said destination port has not been allocated for receipt of data, and

if at least one write reservation is not allocated for receipt of data, determining said destination port can receive data and allocating a write reservation station for receipt of data; and



1

2

7

8

9

10

11

12 13

14 15

> 4 5

6 7


8 9

10

11

P.11







5

1

3

4

5 6

7

8

9

10 11 3. (Original) The method of claim 2, further comprising: transferring data from a write reservation station storing data to be transferred to an application unit coupled to said destination port at a data transfer rate of said application unit; and

disallocating said write reservation station upon transfer of data to said application unit.

4. (Original) The method of claim 2, wherein:

said step of allocating a write reservation station includes storing a data identifier corresponding to said write reservation station; and

said step of transferring said read data to said destination port includes storing said read data in a write reservation station having a data identifier corresponding to said read data.

1 5. (Currently Amended) The method of claim 1, further 2 comprising:

while waiting until said destination port is capable of receiving data

determining if a second data transfer <u>request</u> is pending between said source port and a second destination port, and

if a second data transfer <u>request</u> is pending, servicing said second data transfer

querying said second destination port to determine if said second destination port is capable of receiving data of said predetermined size,

12

13

14

19

20 21

22

1

2

3

5

6

8

9

10

11

12 13 if said second destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said second data transfer request until said second destination port is capable of receiving data, and

if said second destination port is capable of receiving data of said predetermined size, reading data of said predetermined size from said source port and transferring said read data to said second destination port.

6. (Canceled

7. (Currently Amended) A data transfer controller comprising:

a request queue controller receiving, prioritizing and dispatching data transfer requests, each data transfer request specifying a data source, a data destination and a data quantity to be transferred;

a data transfer hub connected to request queue controller effecting dispatched data transfer requests;

a plurality of ports, each of said plurality of ports having an interior interface connected to said data transfer hub and an exterior interface configured for an external memory/device expected to be connected to said port, said interior interface and said exterior interface operatively connected for data transfer therebetween; and

said data transfer hub controlling data transfer from a source port corresponding to said data source to a destination port corresponding to said data destination in a quantity corresponding to said data quantity to be transferred of a currently executing

2122

23

25

26

27 28

29

30 31

32

3

4 5

8

9 10

11

12

13 14



18	data	transfer request,	said data tran	sfer hub	further	controlling
19	said	source port and s	aid destination	port to		

in response to a data transfer request, query said destination port to determine if said destination port is capable of receiving data of a predetermined size+,

if said destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said data transfer request and not transferring data to said destination port until said destination port is capable of receiving data, and

if said destination port is capable of receiving data of said predetermined size, reading data of said predetermined size from said source port and transferring said read data to said destination port.

8. (Currently Amended) The data transfer controller of claim 7, wherein:

each port includes at least one write reservation station for storing data prior to transfer to said corresponding external memory/device;

said data transfer hub further controlling said destination port to

determine whether any write reservation station of said destination port has not been allocated for receipt of data, $\frac{1}{2}$

if at least one write reservation is not allocated for receipt of data, determining said destination port can receive data and allocating a write reservation station for receipt of data, and

15 <u>transfer said read data to said allocated write</u> 16 <u>reservation station of said destination port.</u>

5

9. (Original) The data transfer controller of claim 8, wherein:

said data transfer hub further controlling said destination port to

transfer data from a write reservation station to said corresponding external memory/device at a data transfer rate of said external memory/device, and

disallocating said write reservation station upon transfer of data from said write reservation station to said external memory/device.

1 10. (Currently Amended) The data transfer controller of claim 2 8, wherein:

each of said plurality of hubs ports further includes an didentifier register corresponding to each write reservation station; and

said data transfer hub further controlling said destination port to

allocate a write reservation station by writing
identifier data in said corresponding identifier register, and
store said read data in a write reservation station
having a corresponding identifier stored in said identifier
register corresponding to said write reservation station.

1 11. (Currently Amended) The data transfer controller of claim 2 ± 7 , wherein:

said data transfer controller hub further capable of servicing

4 a second transfer request between said source port and a second

5 destination port while waiting until said destination port is

6 capable of receiving data of

7

8

9

16

17

18

19

20

21

1 2

3

5

6 7

8

9

10 11

12 13

14

determining if a second data transfer request between
said source port and a second destination port is pending,
if a second data transfer request is pending

querying said second destination port to determine if said second destination port is capable of receiving data of said predetermined size,

if said second destination port is not capable of receiving data, waiting by not reading data of said predetermined size from said source port corresponding to said second data transfer request until said second destination port is capable of receiving data, and

if said second destination port is capable of receiving data, reading data of said predetermined size from said source port and transferring said read data to said second destination port.

12. (Canceled)

13. (Currently Amended) A data processing system comprising: a plurality of data processors, each data processor capable of generating a data transfer request;

a request queue controller connected to said plurality of data processors, said request queue controller receiving, prioritizing and dispatching data transfer requests, each data transfer request specifying a data source, a data destination and a data quantity to be transferred;

a data transfer hub connected to request queue controller effecting dispatched data transfer requests;

a plurality of ports, each of said plurality of ports having an interior interface connected to said data transfer hub identically configured for each port and an exterior interface configured for an external memory/device expected to be connected

18

19

20

21 22

23

24 25

26

27

28 29

30

31

32

33

34 35

3

4 5

P.16

to said port, said interior interface and said exterior interface 15 16 operatively connected for data transfer therebetween; and

said data transfer hub controlling data transfer from a source port corresponding to said data source to a destination port corresponding to said data destination in a quantity corresponding to said data quantity to be transferred of a currently executing data transfer request, said data transfer hub further controlling said source port and said destination port to

in response to a data transfer request, query said destination port to determine if said destination port is capable of receiving data of a predetermined size+,

if said destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said data transfer request and not transferring data to said destination port until said destination port is capable of receiving data, and

if said destination port is capable of receiving data $\underline{\text{of}}$ said predetermined size, reading data of said predetermined size from said source port and transferring said read data to said destination port.

1 (Currently Amended) The data processing system of claim 2 13, wherein:

each port includes at least one write reservation station for storing data prior to transfer to said corresponding external memory/device;

said data transfer hub further controlling said destination 6 7 port to

8 determine whether any write reservation station of said destination port has not been allocated for receipt of data, 9 10 and

11	if at least one write reservation is not allocated for
12	receipt of data, determining said destination port can receive
13	data and allocating a write reservation station for receipt of
L 4	data, and

<u>transfer</u> <u>said</u> <u>read</u> <u>data</u> <u>to</u> <u>said</u> <u>allocated</u> <u>write</u> <u>reservation</u> <u>station</u> <u>of</u> <u>said</u> <u>destination</u> port.

No

15

16

5

6 7

8

9 10 15. (Original) The data processing system of claim 14, wherein:

3 said data transfer hub further controlling said destination 4 port to

transfer data from a write reservation station to said corresponding external memory/device at a data transfer rate of said external memory/device, and

disallocate said write reservation station upon transfer of data from said write reservation station to said external memory/device.

1 16. (Original) The data processing system of claim 14, 2 wherein:

each of said plurality of hubs further includes an identifier register corresponding to each write reservation station; and

said data transfer hub further controlling said destination port to

allocate a write reservation station by writing
identifier data in said corresponding identifier register, and
store said read data in a write reservation station
having a corresponding identifier stored in said identifier
register corresponding to said write reservation station.

1 17. (Currently Amended) The data processing system of claim 2 13, wherein:

3 said data transfer controller hub further capable of servicing a second transfer request between said source port and a second 4 destination port while waiting until said destination port is 5 6 capable of receiving data of 7 determining if a second data transfer request between 8 said source port and a second destination port is pending, if a second data transfer request is pending 10 querying said second destination port to determine if said second destination port is capable of receiving 11 12 data of said predetermined size, 13 if said second destination port is not capable of 14 receiving data, waiting by not reading data of said 15 16

predetermined size from said source port corresponding to said second data transfer request until said second destination port is capable of receiving data, and

if said second destination port is capable of

receiving data, reading data of said predetermined size from said source port and transferring said read data to said second destination port.

18. (Canceled)

19. (Currently Amended) The data processing system of claim 13, further comprising:

said plurality of ports includes an internal port master;

a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data transfer hub via said internal port master;

a system memory connected to a predetermined one of said plurality of ports; and



17

18

19

20

21

1

2

3

4

5

6 7

8



wherein each of said data processors includes an instruction cache connected to said data transfer bus for temporarily storing program instructions controlling said data processor, said data processor generating a data transfer request to said request queue controller for program instruction cache fill from said system memory to said instruction cache upon a read access miss to said instruction cache.



1

2

3

4

5

6 7

8

9

10

11

12 13

14

15

20. (Currently Amended) The data processing system of claim 13, further comprising:

said plurality of ports includes an internal port master;

a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data transfer hub via said internal port master;

a system memory connected to a predetermined one of said plurality of ports; and

wherein each of said data processors includes a data cache connected to said data transfer bus for temporarily storing data employed by said data processor, said data processor generating a data transfer request to said request queue controller for data cache fill from said system memory to said data cache upon a read access miss to said data cache.

1 21. (Currently Amended) The data processing system of claim 2 13, further comprising:

3 said plurality of ports includes an internal port master;

4 <u>a data transfer bus connected to said internal port master and</u> 5 <u>each of said data processors, said data transfer bus transferring</u>

6 data between said plurality of data processors and said data

7 <u>transfer hub via said internal port master;</u>

11

12 13

14

15

1

2

3

4

5 6

7

8

9

10

11

12

13

14 15

3

4

5

6

8 a system memory connected to a predetermined one of said 9 plurality of ports; and

wherein each of said data processors includes a data cache connected to said data transfer bus for temporarily storing data employed by said data processor, said data processor generating a data transfer request to said request queue controller for data writeback from said data cache to said system memory upon a write miss to said data cache.

22. (Currently Amended) The data processing system of claim 13, further comprising:

said plurality of ports includes an internal port master;

a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data transfer hub via said internal port master;

a system memory connected to a predetermined one of said plurality of ports; and

wherein each of said data processors includes a data cache connected to said data transfer bus for temporarily storing data employed by said data processor, said data processor generating a data transfer request to said request queue controller for write data allocation from said system memory to said data cache upon a write miss to said data cache.

1 23. (Currently Amended) The data processing system of claim 2 13, further comprising:

said plurality of ports includes an internal port master;

a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data

7 transfer hub via said internal port master;



a system memory connected to a predetermined one of said plurality of ports; and

wherein each of said data processors includes a data cache connected to said data transfer bus for temporarily storing data employed by said data processor, said data processor generating a data transfer request to said request queue controller for data writeback from said data cache to said system memory upon eviction of dirty data from said data cache.

B

1

2

7

8

9

10

11

24. (Original) The data processing system of claim 13, wherein:

said plurality of data processors, said request queue controller, said data transfer hub and said plurality of ports are disposed on a single integrated circuit.

25. (Currently Amended) The data processing system of claim 2 13, further comprising:

a data memory having a data transfer bandwidth on the same order as a data transfer bandwidth of said data transfer hub;

5 <u>a second</u> <u>an</u> <u>internal</u> <u>memory</u> port connected to said data 6 transfer hub and said data memory; and

said data transfer hub further controlling said source port and said destination port to not query said second internal memory port to determine if said destination port is capable of receiving data of a predetermined size if said second internal memory port is a destination port of a data transfer request.